Designing and verifying distributed protocols in a multi-rate asynchronous system is, in general, extremely difficult when the distributed computations require consistent input views, consistent actions and synchronized state transitions. In this paper, we address this problem and introduce a formal, complexity-reducing architectural pattern, called Multi-rate PALS system, to support virtual synchronization in multi-rate distributed computations. The pattern supports a component to be virtually synchronized with other components in different instantiations of this pattern. We present an application of a hierarchical control system to show that the composition of these instantiations can be used to achieve desired systemlevel properties, such as distributed consistency and distributed coordination. We verify the logical synchronization guarantee of this pattern, which holds as long as the pattern assumptions are satisfied. We also discuss the correctness analysis necessary to validate these assumptions and provide a tool support to perform this analysis automatically on the AADL models.
I. INTRODUCTION
The size and complexity of the onboard software of cyberphysical systems, e.g. aerospace, automobiles, have grown exponentially in recent years [1] [2] . If this growth continues, the cost and time of software development and verification will become the primary barrier to the development of future systems. In [3] , we addressed this problem and proposed a model-based design methodology where complexityreducing, formal architectural patterns are treated as firstclass objects. In this approach, the system architecture is composed from libraries of architectural patterns that have been formally proven to reduce unnecessary complexity and coupling between components. The use of these patterns with formally specified components and easily verifiable compositional analysis ensures that new system designs are developed rapidly in a correct-by-construction manner.
In this work, we apply this design principle and develop a complexity-reducing architectural pattern to support architectural composition and analysis of virtually synchronized cyber-physical systems. We note that these systems are commonly implemented as networked real-time control systems consisting of a network of distributed devices controlled by a hierarchy of distributed controllers. These systems often require distributed synchronization to coordinate the hierarchical computations and guarantee consistency among the replicated computations. For example, in a fly-by-wire aircraft, the control surfaces such as ailerons, rudder, and elevator are each locally controlled by higher-level supervisory controllers operating at different rates. To initiate a turn, the actions of these control surfaces are coordinated by the synchronous changes of their setpoints generated from the supervisory controllers. Theoretically, the adjustment of these setpoints need not be synchronous since each of the elements under control is an analog device. However, asynchronous local actions increase coordination errors and thus, are undesirable. In addition, ensuring the consistency of input events to distributed controllers is important, especially when controllers are replicated for fault-tolerance.
Developing synchronization protocols to guarantee consistency and coordination between the real-time computations in an asynchronous architecture is, in general, extremely difficult. Because of the clock skews, even a subtle timing difference in the execution and communication delay can lead to distributed race conditions and many serious, often non-reproducible, bugs. Consider the case of a triplicated redundant control. To guard against physical accidents, these 3 redundant controllers could be distributed at different processors. Because of the non-zero clock skews, one controller could be in period k+1, while the other two still be in period k. If a new setpoint is received by replicated controllers at different periods, one controller's command could be voted out resulting in an invalid failure detection. Same input for different periods or different inputs for the same period at 3 controllers violates consistency and thus, is unacceptable. The problem becomes more complex when these computations interact at different rates and concurrently participate in more than one distributed synchronization, such as leader election protocol and set-point synchronization.
In our earlier works on Physically-Asynchronous Logically-Synchronous (PALS) systems [4] [5] [6] [7] , we addressed this problem for real-time distributed computations with same period. The PALS system is a formal architectural pattern for optimal real-time virtual (or logical) synchronization on top of asynchronously executing tasks. It allows engineers to design, verify and implement the distributed protocols as if the systems were driven by perfectly synchronized clocks. The pattern formally guarantees the same synchronous behavior that no further changes are required in the asynchronous system. As a result, it greatly benefits the software development and verification process since the state space of the synchronous design is often orders of magnitude smaller than that of an asynchronous system. For example, in a case-study of a dual-redundant avionics system, we found that model checking of the asynchronous design took over 35 hours even to discover a counter-example, whereas it finished in less than 30 seconds for the PALS design [4] .
While the original PALS system is useful for some common fault-tolerant applications (executing at the same rate), it needs to be extended to support synchronization between multi-rate computations. In this paper, we extend the original PALS system and propose a complexityreducing architectural pattern, called Multi-rate PALS system, to support virtual synchronization pattern with multirate (both harmonic and non-harmonic) computations. The Multi-rate PALS system guarantees that a group of multirate distributed computations in a real-time asynchronous system have same behavior as the same set of computations in a synchronous system driven by perfectly synchronized clocks. We verify this guarantee by showing that the pattern always establishes it if the system architecture satisfies the pattern assumptions. We discuss these assumptions in Section IV-B.
We also provide an architectural analysis to support composition of multiple instances of this pattern. For example, this pattern can be applied at different levels of the hierarchical control systems for consistent coordination of different computations. Our analysis framework assists the systemlevel verification of this system by validating different timing and environmental assumptions.
In this paper, we define the architectural annotations and specification of this pattern in AADL, an industry-standard architectural description language [8] . These annotations and rules are used in the analysis tool to check the correctness of the pattern instantiation against any incorrect modifications during the system design.
II. RELATED WORK
Virtual synchronization is a well-studied topic in distributed systems and theory [9] [10] . The classical virtual synchronization is based on a communication service to guarantee consistent delivery of events to distributed processes using Lamport's vector clock. These synchronization techniques however do not satisfy hard real-time guarantees. Real-time versions of these communication services have been proposed in [11] [12] . Although very useful in many contexts, these works are more suitable to synchronize replicated state machines, which commonly execute in the same rate. The Multi-rate PALS pattern based virtual synchronization supports different layers of application synchronization executing at different rates. A distributed middleware supporting the PALS systems is discussed in [13] .
Our work is also related to the researches that implement semantics preserving implementation of synchronous model onto different asynchronous architectures, e.g. Loosely Time-Triggered Architecture [14] [15], Asynchronous Bounded Delay network [16] . Although correctness is achieved in spite of unpredictable communication delays and clock skews, these approaches do not provide the hard real-time guarantee required for synchronization and consistent views in networked real-time systems. In the absence of such guarantees, coordinating devices operating at different rates in a networked control system may be very complex even in a harmonic rate group. Coordination errors may be very large depending on the difference in controller periods and random variations of message arrival times.
The architectural assumptions of bounded end-to-end delay and clock skew is similar to Time-Triggered Architecture (TTA) [17] . Caspi et al. [18] gives a model-based approach for translating synchronous model onto TTA. J. Rushby [19] shows the formal verification of the algorithms for mapping of an asynchronous system onto a synchronous system for time-triggered architecture. In general, these solutions depend on a global schedule for distributed synchronization of applications through a tight node synchronization enforced by specialized hardware. On the other hand, our approach does not require any global schedule for synchronization, which itself can be hard to maintain and compute for multirate distributed computations. We use the system parameters, e.g. end-to-end delay and clock skews, as the abstraction of the underlying architecture to define the constraints on applications' execution and synchronization periods. This abstraction works for the virtual synchronization in any realtime network architecture, whether it is time-triggered or event-triggered.
Our use of assumptions to define valid pattern instances and preserve the pattern guarantees is similar to the basic principle of assume-guarantee compositional reasoning [20] . For a realistic analysis, this approache decomposes a large, complex system into different subsystems and perform modular verification on each subsystem in the context of the environment interface. There is a fair amount research done on the topic of specification of assumptions and guarantees, automated assumption learning and abstraction refinement [21] , [22] . Despite the advances in compositional reasoning, the validation and verification of real-time distributed systems is still subject to the state-space explosion problem. Complexity-reducing design patterns as ours can provide the necessary abstractions to simplify much of the verification efforts. We believe that more research still needs to be done to integrate these patterns and their analysis in existing formal verification frameworks.
III. AN ILLUSTRATIVE EXAMPLE
In this section, we present an example of a hierarchical control system to illustrate the basic concepts of the Multirate PALS pattern.
A. Problem description
In networked control systems, multiple devices must be coordinated in a timely and synchronized manner to achieve desired operation of the system. For example, in practice, ailerons and rudders are used together to turn an aircraft. Ailerons, attached to the left and right wings of an aircraft, coordinate with each other to roll an aircraft about the longitudinal axis by changing the lift on two wings. Since these ailerons move in different directions (upward or downward) to create a differential lift on the wings, they also cause a difference in the drag on the wings. This unwanted side effect, commonly known as adverse-yaw, produces a yawing motion in a direction opposite to the desired roll. One of the commonly applied techniques to counteract this undesired yawing motion is to use the rudder attached to the vertical stabilizer of the aircraft. Proper, synchronized coordination of both ailerons and the rudder at the right speed is important for the safety of the aircraft. Otherwise, improper turn of the rudder or the ailerons may result in undesired and dangerous sideways movement, known as sideslip.
The coordination of these control surfaces is accomplished by a fault-tolerant, hierarchical control system in which replicated supervisory controllers are responsible for coordinating the set-points of the position, velocity of ailerons and rudder at a desired speed based on the flight mode. The local servo controllers of each control surface, which are also replicated, use the set-point commands, compute local tracking errors with respect to the set-points, and generate actuator commands at the acceptable rate for the devices.
In order to prevent any incorrect device coordination and any single-point failure as a result of inconsistent actions at the replicated local controllers, the design must satisfy the system-level properties that (1) the replicated servo controllers receive the supervisory controller updates approximately at the same time as other device controllers and (2) a consistent view of inputs is guaranteed at the replicated controllers irrespective of the input data rates.
B. Multi-rate PALS protocol
The proposed Multi-rate PALS pattern can be applied to guarantee a logically synchronous coordination of these devices and prevent any inconsistency. The system would operate in the same way as it would do in a synchronous distributed system (with zero clock skew).
For illustration purposes, we assume that the ailerons are controlled at 66.67Hz (15ms), the rudder is controlled 50Hz (20ms) 1 . For simplicity, we only show the activestandby replication for the rudder control, where two servo controllers execute at the same rate. While both controllers receive the sensor data and supervisory commands, only the active controller sends the actuator command to the rudder.
Logical synchronization period: In a perfectly synchronous distributed system, the synchronous changes in the set-points of the local control applications can happen only at the hyper-period boundary, i.e. at an interval equal to the LCM (least common multiple) of the local control periods. This is unavoidable in a synchronous design since there is no simple scheduling solution to change the setpoints at the same time with a smaller synchronization period. A smaller synchronization period may also potentially result in asynchronous actions, such as ailerons changing their setpoints or other discrete commands first before the rudder, and vice versa. Such asynchronous changes are not desired as they could potentially lead to adverse-yaw during the aileron-rudder synchronization.
To preserve the same synchronous semantics in a Multirate PALS system, the supervisory synchronization period of these devices is also set to the LCM of the periods. In this example, the rudder and aileron servo controllers receive the setpoint updates at a period of 60ms. The supervisory controller itself may execute at a faster or slower rate. However, if it needs to receive synchronous updates of the status of the device controllers, it can do so at 60ms.
We also note that harmonic rates have been traditionally favored for hierarchical control in industrial systems, as they simplify the scheduling. However, the rates offered in such design may not be the best from a control perspective (considering the difference in the physical dynamics of the devices). On the other hand, picking locally optimal control periods may result in a very long LCM and slow the supervisory control. Therefore the trade-off between local, optimized control computations and longer supervisory control period needs to be considered when designing this hierarchical control system. A key benefit of using our proposed pattern is that it provides the simplicity of the synchronous design and does not require the devices to operate in a strictly harmonic rate since there are no direct communication between them. Thus, engineers can address this trade-off and explore an extended design space with our approach.
Synchronization interface: In order to ensure the supervisory control synchronization in a period of 60ms, the pattern defines a synchronization interface, called multi-rate synchronizer for each servo controller. These synchronizers execute periodically at 60ms. They execute at a higher priority than the control application so that commands of the supervisory controller of the synchronization period j−1 can (b) Device controller status going upward the hierarchy Figure 1 . Logical synchronization in the hierarchical control system be consistently processed by the device controllers during the synchronization period j. Fig. 1(a) shows the equivalent logically synchronous execution of these controllers. In this figure, the aileron and the replicated rudder controllers obtain synchronous updates of the set-point commands in every 60ms period. Since there are many executions of a servo controller in each synchronization period, the same set-point is used during these executions. In this example, there are 4 executions of the rudder servo controllers and 1 execution of the supervisory controller in each synchronization period j. Suppose that the setpoint generated by the supervisory controller in its execution period p for the rudder is given by Supervisor.Setpoint out R (p) and the setpoint used by the rudder controller in its execution period q is given by Rudder i .Setpoint in R (q), i = 1, 2. The logically synchronous supervisory control of the rudder controllers can then be shown by
, k = 0..3 for each synchronization period j. (It can similarly be shown for the aileron controllers). In the asynchronous system, the system clock of each node has bounded clock skew of . The pattern abstracts the impact of the clock synchronization errors and produces an equivalent execution, which happens within an interval 2 (as bounded by the clock skew).
Similarly, the aileron and the rudder controllers send their status to the supervisory controller 2 . These responses flow upward in the hierarchy as shown in Fig. 1(b) . It shows that the status at each synchronization period j is propagated to the supervisory controller in the same synchronization period. Based on these inputs, the supervisory controller may take any correction necessary to coordinate these devices. While there are many executions of each control application during a synchronization period, only the update from the last execution matters for the coordination. We show this communication with a solid line in the figure. However, the status from previous executions (as shown by the dashed lines) may be relevant depending on the application requirements, e.g. debugging. If they are transmitted, then the synchronization interface of the supervisory controller may be responsible to deliver the correct input. In this paper, the Multi-rate PALS pattern assumes that outputs from other executions are also delivered, but the synchronizer filters the outputs to deliver only the last one.
C. Pattern composition
A particular benefit of using the Multi-rate PALS pattern is that it allows designers to form logical synchronization groups where a component may participate in different groups. Thus the components have the flexibility to receive their messages logical synchronously at different rates. For example, in addition to the Multi-rate PALS synchronization for supervisory control, the replicated rudder servo controllers participate in another synchronization group with the sensors and the actuator. In this instantiation, these servo controllers receive the sensor data and perform discrete mode changes, e.g. changing the mode to standby upon the failure of the active controller, logically synchronously.
We show a Multi-rate PALS pattern instantiation for the rudder servo control later in Fig. 2 . (We will explain the structural specifications later in the paper). This instantiation for rudder servo control is a special case of this pattern with each task operating at 20ms. In this case, the logically synchronous interaction is simple. For the rudder sensor data (RSD), the pattern guarantees that Rudder 1 .RSD in (j) = Rudder 2 .RSD in (j) = Sensor.RSD out (j − 1) in each 20ms synchronization period j.
From compositional verification perspective, the pattern greatly simplifies the system verification process. In this example, designers can reuse the formal pattern guarantee of virtual synchronization with respect to the input data, such as rudder sensor data (RSD) and supervisory setpoint command (Setpoint R ), to show that the servo controllers operate consistently by receiving identical inputs despite the differences in the rates. The only overhead for validating this system-level property of consistency is that these instantiations indeed follow the pattern requirements. In Section VI, we discuss how the pattern requirements can be mechanically validated.
IV. THE MULTI-RATE PALS PATTERN
The Multi-rate PALS pattern is a formal architectural transformation that transforms an input system model to a new system model with guaranteed properties. In this section, we give a description of the Multi-rate PALS pattern's behavior as well as how a developer would use the pattern in a AADL system design specification 3 . We also describe the assumptions that must be satisfied before the pattern can be applied. These assumptions include constraints over the system architecture model, e.g. timing constraints, structural requirements for the relevant components and their connections. Later in Section V, we prove its logical synchronization guarantee for multi-rate real-time distributed systems. The key property of this pattern, as well as other formalized architectural patterns [3] , is that this verification effort is amortized over all valid pattern instances. Analysis of system-level behavior can subsequently make use of the proven pattern guarantees without having to reprove them.
A. Pattern parameters
The pattern is applied to a group of periodic, distributed computation components, M 1 , ..., M N modeled as AADL threads or thread groups 4 . They execute at a period of T 1 , ..., T N respectively. The hyper-period, denoted by T hp , is equal to the LCM of these periods. These components form a synchronization group defined by a property, PALS ID after the pattern application. A set of (output port, input port) pairs, i.e. AADL port connections, used in the multi-rate synchronization is also provided as the parameters of this pattern. These connections are annotated by the property called PALS Connection ID. The value of PALS Connection ID is equal to PALS ID.
B. Assumptions
The assumptions of the pattern are classified into three categories: system context (any requirements on the initial system model), timing, and external interface constraints. This detailed list of assumptions does not mean that the pattern is very restrictive. They rather provide the basis for the structural analysis relevant to this pattern. The other constraints, such as those based on physical properties of the controlled devices are out of scope of this pattern.
System context: This pattern is applicable in hard realtime, networked systems with following characteristics:
• Bounded local clock skew. Each node i has access to an approximation of the true global time t via a local The following constraints relating system parameters of each computation must be also satisfied. We show in next section that these constraints are required to satisfy the requirement that messages generated during the logical synchronization period j − 1 are consumed by their destination nodes in the synchronization period j.
• Computation period constraint. The period of this computation gives the upper bound on the worst-case endto-end delay from a component. A message must not be sent after its deadline so that the receiving nodes receive them before the next dispatch of this component. 
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H i is earliest time during the execution of a component i. max(a, b) returns the larger value of a and b. The initial system model must define necessary properties for period, deadline, output time, latency, and clock skew for these periodic components. In the AADL model, these can be specified by standard AADL properties e.g. Period, Deadline, Output Time, Latency, and Clock Jitter.
External interface constraints The last set of assumptions is associated with external inputs that are received from any component outside the PALS synchronization group, but are used in a multi-rate synchronization. The pattern assumes that the components consume these external inputs, such as a user input that changes the global system mode, in the same synchronization period.
These external connections are identified by the annotation property PALS Connection ID, which is provided as part of the pattern parameters. However the source component of these connections do not either define the PALS ID property or has a different value than the identifier of this synchronization group.
C. Guarantees
As illustrated in Section III, the pattern guarantees logical synchronization between multi-rate asynchronous computations at a period of T hp . Suppose that A is a sending component (period=T a ) and it sends messages to other components, B and C of period T b and T c respectively. There are n a = T hp /T a , n b = T hp /T b and n c = T hp /T c executions of A, B and C during a synchronization period T hp . The pattern guarantees that the receiving components receive all n a = T hp /T i messages from A during the synchronization period j − 1, based on the timing assumptions (see Lemma 1 in Section V). The pattern filters these received messages (identically at both B and C) and delivers the selected message to the computation components of B and C during the period j. If the last received message is selected, then the pattern ensures that
. Here A.out(i ), B.in(j ) and C.in(k ) corresponds to the input and output port data of the corresponding components in their execution period i , j , k .
This logically synchronous interaction in the asynchronous system is equivalent to a group of perfectly synchronized nodes executing at the same rates, as long as the pattern assumptions are satisfied.
D. Pattern instantiation
In order to guarantee logical synchronization, the pattern attaches a multi-rate synchronizer, M i,syn at each component M i that serves as a synchronization interface and manages only the input data used during the multirate synchronization (annotated by the connection property, PALS Connection ID). It does not affect other inputs that are not used in this instantiation.
The pattern models the synchronizer as an AADL thread component and binds it to the same processor as M i . We use a set of pre-defined properties to model the expected scheduling and communication characteristics, which can later be used to validate the pattern instantiations:
• PALS Synchronizer Type: This is used to distinguish a thread as a multi-rate synchronizer. The values are set to Multi Rate Synchronizer.
• Dispatch Protocol, Period: The synchronizer is a P eriodic thread, with its Period being set to T hp . • PALS Period: This is the synchronization period of this group. Its value is set to T hp . The period of the synchronizer must be equal to this value, too. • Priority: As discussed in the example section, the thread priority of the multi-rate synchronizer is set to a higher value than that of M i . In addition to these properties, other standard AADL properties, such as Output Time (the interval during an execution when output is transmitted) and Deadline, must be defined for this thread. The pattern also defines the message selection criteria of the input data ports of the synchronizer with a property, called PALS Synchronizer Operation. Currently, its value is set to Last Message Only to indicate that the synchronizer only propagates the last message it received in this port during a synchronization period. It can be changed to model other alternatives, such as delivering a vector or as a function of the received messages. Alternative implementation: Some of the suggested implementations may have alternative modeling solutions with equivalent results. In particular, with respect to the multi-rate synchronizer, instead of defining the multi-rate synchronizer as a separate thread element, this synchronizer may be modeled as a middleware subprogram that reads new data from the port at the specified period in the same computation thread. Even in this case, the effect of implementing the subprograms must be included in the pattern modeling and analysis, particularly the same computation overhead and the support for reusable message selection logic. Similarly, another standard property, called Timing on the port connection can be used instead of the thread priorities to define the scheduling order. In any case, the compositional analysis should be extended for these alternative solutions for preserving the synchronous semantics.
External input synchronization:
The pattern assumes that inputs arrive logically synchronously. Here we discuss a related concept for synchronization of external inputs. In this case, the sources of these external inputs are not part of the synchronization group. In order to guarantee that external inputs arrive logically synchronously, we extend the concept of environment input synchronizer of the original PALS system [5] .
An environment input synchronizer, M env is a component that follows the timing constraints of Equation 1 and 2. It requires an additional constraint on its period T env such that the synchronization period T hp is perfectly divisible by T env . With this solution, the original source component can execute at any period asynchronously with respect to the receiving components of the given synchronization group. The source component transmits its outputs asynchronously to an environment input synchronizer (which may also be replicated, if needed). The input synchronizer then delivers the messages to the receiving nodes logically synchronously. To use this concept in the analysis, the pattern requires the environment input synchronizer be annotated with the property, PALS Synchronizer Type with the value being set to Environment Input Synchronizer. E. Exemplar model Fig. 2 gives simplified AADL diagrams of the pattern instantiations for local rudder servo control synchronization and supervisory control synchronization. The code snippet of this example is shown in the technical report [25] . In this figure, we only show the distributed process elements of different subsystems and the threads inside them. It does not show the distribution of these processes in dedicated system models with the hardware specification.
In the first synchronization in Fig. 2 (a)2(b)2(c), two replicated rudder controller threads (RCT) receive sensor data from the rudder sensor thread (RST) and propagate their actuator commands to the actuator thread (RAT). They also exchange the heartbeat messages to each other as part of the active-standby replication protocol. After the pattern is applied, multi-rate synchronizers (denoted by a short name, Syn) are added to the processes. These synchronizers affect only the input data that are relevant to this synchronization instantiation. In this instantiation, the setpoint commands from the supervisory controllers are not directly involved so they are not passed through the multi-rate synchronizer. After this, we create an AADL thread group component, e.g. RCT Gr at the servo controller composing both the controller thread (RCT) and the synchronizer (Syn).
In the second synchronization in Fig. 2(d) 2(e)2(f), the system models obtained after the previous instantiation are used for the supervisory control synchronization. In this case, two rudder controller and an actuator controller receive the setpoint commands from the supervisor. The pattern instantiation follows the same rule as above without affecting the non-participating inputs of a component.
V. VERIFICATION OF THE MULTI-RATE PALS PATTERN
This section describes the timing model of this pattern. We use this model to prove the virtual synchronization guarantee based on the assumptions given in Section IV-B.
A. Multi-rate PALS timing model
Each node in the pattern has two components involved in the pattern instantiation: M i (computation component) and M i,syn (multi-rate synchronizer). M i and M i,syn are driven periodically by two local logical clocks or timers, C i and C i,syn executed at a rate of T i and T hp = n i .T i respectively.
We assume that the j th synchronization period at each node begins at the local system clock time j.T hp . Since each node has access to the global clock with a maximum clock skew of , in true time, the period j may begin in any time between (j.T hp − ) and (j.T hp + ), given by t i j,0 . Both M i and M i,syn execute on the same processor. Thus, their logical clocks C i and C i,syn may be derived from the same system clock so that they start at the beginning of a synchronization period. This also ensures that the j th execution of M i,syn coincides with the j.n th i execution of M i , since there are n i executions of M i in a synchronization period. The other n i − 1 executions of M i happen at j.T hp +k.T i or in true time at Fig. 3 shows a timeline of the computation and communication in a Multi-rate PALS pattern instance. The deadline of M i is given by α max i ; thus it must be scheduled to complete its execution by t i j,k + α max i ; for k = 0 . . . n i − 1. Let the output message be delivered after at least an interval of H i ≥ eout i,syn + eout i . (eout i and eout i,syn denote the execution times of M i an M i,syn at which they send an output message.) This output is propagated to the multi-rate synchronizer of a receiving node after a latency of μ i and is expected to arrive at t i j,k + H i + μ i . Lemma 1: In a multi-rate asynchronous system, when a non-failed component M i sends its messages to the multirate synchronizers M r,syn of receiving components M r , these synchronizers receive exactly n i = T hp /T i messages in each synchronization period j if the timing constraints
) are satisfied. In other words, messages generated during the synchronization period j are received by the receiving sides in the same synchronization period j if these timing constraints are satisfied.
Proof : There are exactly n i executions of M i in each synchronization period j. We prove this lemma by showing that the first and n th i messages generated during the synchronization period j are indeed received in the same synchronization period at the receiving node.
The first execution of M i during the synchronization period happens at t i j,0 and the message is expected to arrive at a receiving synchronizer at least after t i j,0 + H i + μ i where H i ≥ eout i +eout i,syn and μ i is the message transfer latency. This can happen as early as j.T hp +H i +μ i − in true time. Given the minimum latency, μ min i , the earliest message arrival time is j.T hp + H i + μ min i − . At the receiving node, due to the clock skew, the execution of the multi-rate synchronizer can be delayed as late as j.T hp + during the synchronization period j.
It implies that this message is indeed received in synchronization period j, which happens after the dispatch of M r,syn in this period.
The n th i execution, i.e. the last execution, of M i in the synchronization period j occurs at t i j,ni−1 or in true time between j.T hp + (n i − 1).T i ± . Since the output of this execution must be sent before its deadline α max i and the worst-case message transfer delay is μ max i , the latest output arrival time is given by t arr , i.e. t arr < j.T hp +(n i −1).T i + + α max i + μ max i . The synchronization period j + 1 in the receiving component may begin as early as at (j + 1).
This implies that the n th i message is received in period j. The proof immediately follows since outputs of the remaining (n i − 2) executions are received in FIFO order between the 1 st and n th i executions. Theorem 1: The proposed pattern specification satisfies the same message communication guarantee as the perfectly synchronous system.
Proof: The proof is very simple. Based on Lemma 1, the receiving multi-rate synchronizers receive the same set of messages at a synchronization period j. The logic of the synchronizers are same at the receiving nodes. Since the multi-rate synchronizer M r,syn executes always before M r at the beginning of synchronization period and they select the same message, such as the last received message, the receiving nodes M r apply the same input during its executions in a synchronization period, in the same ways as it would do in a perfectly synchronous system.
VI. COMPOSITIONAL ANALYSIS
In order to preserve the original Multi-rate PALS pattern guarantees in an evolving system architecture, we provide an analysis framework to validate its assumptions and structural specifications. We have implemented a prototype tool in OS-ATE (the Eclipse-based AADL development environment) to perform this analysis automatically. The tool reads the system model instances and performs static analysis of the AADL components and connections. Once the model is validated, designers can safely use the pattern guarantees. Table I lists the main analysis rules used to validate the pattern specifications rules, the timing and external input assumptions for different Multi-rate PALS instantiations. (We do not however list other trivial rules, e.g. sanity checks of identifier, message selection properties, or the properties of the pattern-added thread groups etc.)
A. Analysis procedure
Explanation of the notation symbols: We consider that system AADL configuration, G = (Comp, Conn) consists of the set of all thread and thread group components Comp = {M i } and the set of all port connections, Conn = ∪ i,j Conn(M i , M j ), where Conn(M i , M j ) is the set of all connections from component M i to M j . The set of all connections to a component M j is also given by Conn( * , M j ). For each connection Cn, we assume that Cn.Dst provides information on the destination port. We use some data enumerating functions. PALS Id(G) gives all synchronization group identifiers in G, with the synchronization period of PALS Period(id). Comp P (G, id) gives the list of components M i with PALS ID property being set to id. If id = * , then all components with a defined PALS ID are returned by Comp P (G, * ). For each component, we use the notation M i .P roperty to give the values of an AADL property 'Property' of a component M i . As shown earlier, a thread group M i is formed from a computation component and its multi-rate synchronizer. Here, they are denoted by M i .Sync and M i .Comp respectively. In this system model, all three components are assumed to a member of Comp. 
Pattern specification rules:
The rules R1-R5 are related to the scheduling and communication characteristics of the pattern instantiated multi-rate synchronizer and the formed thread group. For example, R4-R5 guarantee the condition that all messages related to a Multi-rate PALS synchronization instance are indeed flown through the multi-rate synchronizer. We analyze the data flow between components and detect if the multi-rate synchronizer is bypassed. This is important since any violation of these constraints may potentially invalidate the logical synchronization guarantee.
Timing assumptions: The rules R6 and R7 describe the timing assumptions we have defined in Equation 1 and 2. We have shown their usage in Lemma 1.
External input assumptions: The rule R8 validates the external input assumptions in a pattern instantiation. It val-idates that synchronization of external inputs are originated from an environment input synchronizer. This rule can be useful to validate the scenario when the components of two separate synchronization groups interact but do not themselves from a bigger synchronization group.
VII. CONCLUSION AND FUTURE WORK
This paper presents an architectural pattern to support virtual synchronization among a group of distributed computations running at different rates. In this approach, the amount of effort spent on distributed system verification can be reduced by the re-usage of pattern guarantees that are pre-proven to be correct.
We are extending this pattern to support distributed synchronization at a period smaller than the hyper-period. This, however, requires additional constraints on the execution period and scheduling. Currently, the pattern only supports synchronization based on point-to-point communications. Future work will support synchronization of distributed flows spread across multiple nodes and relevant constraints on the end-to-end scheduling. In [26] , we collaborated with our colleagues at UIUC and University of Oslo to develop a model checking and validation framework for verifying the synchronous AADL models of a single-rate PALS system in Real-time Maude. We also plan to integrate the Multi-rate PALS pattern in this framework.
